

1 5 H L







FIG.3










FIG.6




FIG. 7

15	16-n	
L	Biased Exponent	Fraction

Bit	Description
15:16-n	Biased Exponent: Format: n-bit unsigned biased exponent, where n = WExponentSelect. The exponent is biased by 2 ⁿ .
15-n:0	Fraction: Format: (16-n)-bit fractional portion of the floating point significand.

FIG.8B

Normalized W Description Bit Normalized W (W/Wfar): Format: U0.16 15:0 Range = [0,1)

FIG.8C

1	Biased Exponent	Significand		Represented Value
	(n bits)	Integer	Fraction	(W/WFar)
ŀ	$evn = 0.2^{n}-1$	1	frac	1.frac * 2^(exp-2^n)

FIG.9A

31	24	23	24-n	23-n		0
Stencil		Biased	Exponent		Fraction	

Bit	Description
31:24	Stencil:
	Format: U8
	Range = [0,255]
23:24-n	Biased Exponent:
	Format: n-bit unsigned biased exponent, where $n = WExponentSelect$. The exponent is biased by 2^n .
23-n:0	Fraction:
	Format: (16-n)-bit fractional portion of the floating point significand.

FIG.9B

31	24	23	0
Stencil		Normalized	

FE.		Format: (16-n)-bit tractiona	al portion of the floating point significand.			
the state of the s						
Ö						
signe Est						
4.0		TTC OO				
Q1	FIG.9B					
			1 40. 10			
in the second		31	24 23 0			
		Stencil	Normalized W			
Ñ						
The first week from the first	Bit		Description			
izo izá	31:24	Stencil:				
3.1		Format: U8 Range = [0,255]				
-	23:0	Normalized W (W/Wfar):				
		Format: U0.24				
_		Range = [0,1)				